

Breaking SoC Security by Glitching OTP Data Transfers

Niek Timmers niek@raelize.com @tieknimmers Cristofaro Mune <u>cristofaro@raelize.com</u> <u>@pulsoid</u>

Introduction.

rælize

Cristofaro Mune

- Co-Founder; Security Researcher
- 20+ years in security
- 15+ years analyzing the security of complex systems and devices

Niek Timmers

- Co-Founder; Security Researcher
- 10+ years experience with analyzing the security of devices



SoC security

- Security features are becoming increasingly relevant
 - Also present on low-cost SoCs

- OEM use cases (examples):
 - Sensitive/critical devices
 - Device-based services
 - IP protection

E3F32-32 30C	
32-bit MCU & 2.4 GHz Wi-Fi Common Specifications	SPRESSIF
 High-performance 240 MHz single-core CPU Ultra-low-power performance: fine-grained clock Security features: eFuse, flash encryption, sec 	SAM L10/L11 Family
Peripherals include 43 GPIOs, 1 full-speed USE Ultra Low-Porinterface, ADC, DAC, touch sensor, temperature	wer, 32-bit Cortex-M23 MCUs with TrustZone, Crypto, and Enhanced PTC
Availability of common cloud connectivity agent Features	
13. SAM L11 Security	Features
13.1 Features	
	Technology for ARMv8-M
	umber Generator (TRNG)
	iplexing on SERCOM
Secure heaten embedded	/
Secure boot on embedded	
Sitara [™] processors	
AN12312	
Secure Boot on i.MX 8 and i.MX 8X Fa	
Rev. 0 — May 2019	Application Note

Fault Injection (FI)

- Concept now familiar to security researchers
- More accessible tooling:
 - Hi <u>NewAE</u>!
- Advanced techniques presented at public security conferences:
 - Hi <u>hardwear.io</u>!
- Still missing (but improving!):
 - Field systematization
 - Integration of security, academia, industry approach/results



ChipSHOUTER-PicoEMP

Goals

- Show how SoC security depends on OTP data
- Present advanced FI attacks targeting OTP data transfers
- Share our results (EMFI on ESP32):
 - ...
 - 🔹 Be patient! 🙂
- Discuss possible countermeasures

Contribute to the field

Context.

In 2019, we...

- Presented <u>Secure Boot talk</u> at BlueHat IL (Feb 2019)
- Bypassed encrypted secure boot
 - We love live demos!
- Described an FI attack targeting OTP transfers:
 - Generic. Not specific to a SoC.



ESP32

- Popular IoT system-on-chip (SoC)
 - 32-bit Xtensa LX6 CPU
 - Internal and external memories
 - Many peripherals and other interfaces
- Hardware-backed security features:
 - Secure Boot
 - Flash Encryption
 - JTAG disable

Lots of interest!



First FI public attacks

- Limited Results performed multiple FI attacks towards ESP32
 - VCC glitching
- Targeted <u>AES Crypto core</u> (driver)
- Secure Boot <u>bypass</u>
- <u>Dump</u> of OTP protected keys:
 - Secure Boot and Flash Encryption keys
 - Targeted OTP data transfer


Our FI attacks (2020)

- Performed with EM FI
- Secure Boot <u>bypass</u>:
 - Achieved PC control with FI (via instruction modification)
- Flash Encryption <u>bypass</u>
- Secure Boot + Flash Encryption bypass-bybpass-bypass
 - Leveraged SRAM data persistence + PC control with FI (via instruction modification)
 - Single glitch attack
 - No knowledge of encryption key required


One Time Programmable (OTP) Memory.

OTP: Memory Cell

- Bits can be set only once and cannot revert
 - Physical modification of the cell
- No observable difference after programming with secure variants
 - E.g. antifuse
- Typically:
 - A programmed cell represents a '1'
 - OTP contains data (e.g. configuration) or secrets (e.g. keys)



Programmed poly Efuse (<u>Source</u>)



Programmed Efuse (<u>Source</u>)




Programmed poly antifuse (Source)

OTP: Cell Array



512Kb OTP Specifications



Process: Silterra110nm 1.5V/3.3V Ultra Low Leakage Logic Process

Density: 16Kx32bits

Bit Program Operation

32bits Read Operation


Operation Temperature: -40°C ~ 125°C

IP Size: 1340um * 670um


OTP: Memory organization

- Typically divided in regions
- Single Bit access/control:
 - For security features configuration (e.g. JTAG disable)
- Multiple bits access/control:
 - For bulk data (e.g. keys)
- Regions (or subsets) can be read/write protected:
 - Dedicated OTP bits
- Write protection needed for preserving '0' values:
 - i.e. Region is "locked"

OTP controller



Example: ESP32




OTP data transfers

- Reading from OTP may be slow
- Data is usually transferred to "shadow registers"
 - To configure HW logic
 - Faster access from SW
- Some shadow registers may be memory mapped
 - For consumption by SW
 - E.g. Secure Boot enable bits (used by ROM code)
- Others may be only accessible by HW logic:
 - E.g. Unique device keys for KDF/Key Ladder operations

SoC HW Initialization

HW Crypto Engine



Fl opportunities

- OTP data transferred at boot time
 - At multiple times
 - Across multiple busses (with different speed)
- A successful glitch on ANY of those busses may:
 - Modify transferred value(s)
 - Leave OTP copy unaffected
- And bypass
 - SW-based security features (CPU reads incorrect value)
 - HW-based security features (HW logic incorrectly configured)

Does it really work!?

FI Characterization.

Our target


• Module: ESP32-WROOM-32


- SoC: ESP32 (first series)
 - DOWDQ6
 - No specific Fl countermeasures
- We have not tested newer ESP32 SoC:
 - E.g. ESP32-S2, ESP32-V2,...
 - Fl countermeasures are present






EMFI Setup overview







Experiment Setup (1)

- We set the following fuses:
 - ABS_DONE0 for enabling Secure Boot
 - SECURE_BOOT_KEY (BLK2) for setting the Secure Boot key
 - RD_DIS_BLK2 for enabling read protection of Secure Boot key

• We program a valid bootloader that prints the fuses

Experiment Setup (2)


- We:
 - scan the entire chip surface
 - Glitch at boot time
 - before first ROM printout
- Goal:
 - Find a vulnerable location
 - Change any of the fuse bits in Block 0 (Configuration) or Block 2 (Secure Boot Key)

Results classification:


<pre>block0 = b'Block 0: 00020100a3d2c1e00001c8c90000a000000013200000000000000014' block0_glitched = b'Block 0: [a-z0-9]{56}'</pre>	
<pre>block2 = b'Block 2: 00000000000000000000000000000000000</pre>	
if spider_timeout:	
color = ResultColor.PINK	
elif block0 in response and block2 in response:	
if b'ets Jun 8 2016 00:22:57\r\n\r\nrst:0x1 (POWERON_RESET)' in response:	
if b'cmd len' in response:	
color = ResultColor.CYAN	
else:	
color = ResultColor.GREEN	
elif b'ets Jun 8 2016 00:22:57\r\n\r\nrst:0x6 (SDIO_RESET)' in response:	
color = ResultColor.MAGENTA	
elif b'ets Jun 8 2016 00:22:57\r\n\r\nrst:0x10 (RTCWDT_RTC_RESET)' in response:	
color = ResultColor.ORANGE	
elif b'ets Jun 8 2016 00:22:57\r\n\r\nrst:0x4 (OWDT_RESET)' in response:	
color = ResultColor.CYAN	
elif b'ets Jun 8 2016 00:22:57\r\n\r\nrst:0x13 (TG0WDT_SYS_RESET)' in response:	
color = ResultColor.GREY	
elif b'ets Jun 8 2016 00:22:57\r\n\r\nrst:0x13 (TG1WDT_SYS_RESET)' in response:	
color = ResultColor.GREY	
elif b'DOWNLOAD_BOOT' in response:	
color = ResultColor.WHITE	
<pre>elif response.startswith(b'ets Jun 8 2016 00:22:57\r\n\r\nrst:0x1 (POWERON_RESET)') and color = ResultColor.RED</pre>	re.search(block0_glitched, response) and re.search(block2_glitched, response):
else:	
color = ResultColor.YELLOW	

Performed during experiment

Results: XY scan



We have successful glitches!



Let's zoom in...


raelize 2022-05-13 09:35:19 esp32_otp_transfer_2022.py 1 0 None

		Sector and Prove of a			a start of a line of a second s	Internet & an address of the Personnel of Annal address	A surface of the local distance of the local
			and the the second second	in the second and a second	and a state of the	A State of S	And a set of a set of a dealer of the set of the set of the set of the
	-						
		All a second second second					
		and the second					maller in the second second second second
	1000	1 Mary Market and a second	C. F. L. B. L. M. M. M. S. M. M.		and the second s	AND THE CONTRACT OF ANY AND	a start and the start of the st
	-						
	· · ·	I					The second states of the second states in the second
		the second s	and the second statement of the second		and a state of a state of the state of the		
	-						
	· · · · ·			Martin Tar			
		the to the second of the state			Construction of the second states and the		
	00				- Little and a shift and a shift and an at the	Jack Martin Land Land Land Land Strend Router and State	
			A REPORT OF A REPORT OF A REPORT			I Palle I and the set of the	
							an a
			A REAL PROPERTY OF THE REAL PROPERTY.		er and all and a state to a local firms	MARKER IN CONTRACT OF A DOMESTIC	
			the standard and a standard		and a beau standard a service		
		•					
							and a subscription of the second s
				5			
1. (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)				aufertien P To maked to	Water Allades they want and to dat the	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
ት የሚያት የሚያት በመጠን የሚያት ላይ የሚያት ላይ የሚያት ላይ የሚያት ማስት በማስት በማስት በማስት የሚያት የሚያት የሚያት የሚያት የሚያት የሚያት የሚያት የሚያ			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A 490 90 90 90 90 90 90	the standard of the standard s		
ት የሚያት የሚያት መሆኑ የሚያት ላይ የሚያት ላይ የሚያት ላይ የሚያት የሚያት የሚያት የሚያት የሚያት የሚያት የሚያት የሚያት							
			**************************************	 A subplication of a subplication of a 	as setting a subject to a setting of a	a the second	and the second
		•					
							and the state of the second
				And the second is			
		-22	25		7933		

Results analysis


Raelize....Block 0: 00020100a3d2c1e00001c8c90000a00000000132000000000000014.. Raelize....Block 0: 0002010083d2c1e00001c8c90000a000000001320000000000000014.. Raelize....Block 0: 00020100a3d2c1e00001c8c90000a0000000000000000000000000014.. Raelize....Block 0: 00020100a3d2c1e00001c8c90000800000000013200000000000000014.. Raelize....Block 0: 00020100a3d2c0e00001c8c90000a000000013200000000000000014..

Timing dependency



Observations

- Successful glitches in a narrow time region:
 - Between 535us and 560us from reset
 - Group at specific timing




OTP bits "shooting"





Reducing parameters space

- We fix probe at a specific location:
 - Removes location from parameters
- Selection criteria:
 - % of successful glitches
- Applies for all the next experiments



Let's bypass security features.


1. Reading Secure Boot Key.

Setup

- We set the following fuses:
 - ABS_DONE0 for enabling Secure Boot (SB)
 - SECURE_BOOT_KEY (BLK2) for setting the SB key
 - RD_DIS_BLK2 for enabling read protection of SB key
- We program a valid bootloader that prints the fuses
 - SB key is unreadable due to read protection
- Goal:
 - Extract SB key
 - i.e. we need to change 1 fuse bit (RD_DIS_BLK2) during the transfer

Successful glitches!

raelize 2022-05-13 09:35:19 esp32_otp_transfer_2022.py 1 0 None data like '%00000100a3d2c1e00001c8c90000a000000001320000000000000014%' or color != 3



Results analysis

Block 0: 00020100a3d2c1e00001c8c90000a0000000132000000000000014..

RD_DIS_BLK2 changed!

Block 0: 00000100a3d2c1e00001c8c90000a00000001320000000000000014..

Block 2: 570b83258df3b44a8dbe92d8934a7e19b9e116d48c0b50fcebe4b056688860da.

Success rate: Focused

- We also fix timing and power:
 - We choose one successful experiment randomly
- All parameters are now fixed
- Success rate: ~1%:
 - Full Secure Boot Key obtained
 - No bruteforce needed

_					
	ColorNumber	Colors	counts	percentage	
	3	Red	190	1,03848]
	4	Green	14522	79,3725	
	5	Yellow	1311	7,1655	
	7	Magenta	1915	10,4668	
	8	Cyan	358	1,95671	

We read SB key within minutes...

Let's double down!

2. SB bypass + Reading SB Key.

The idea

- We can glitch specific Block 0 bits by attack timing
- Secure Boot and its key protected by "distant" OTP bits

#	field_name	efuse_block	bit_start	bit_count
1	WR_DIS_FLASH_CRYPT_CNT	EFUSE_BLK0	2	1
2	WR_DIS_BLK1	EFUSE_BLK0	7	1
3	WR_DIS_BLK2	EFUSE_BLK0	8	1
4	WR_DIS_BLK3	EFUSE_BLK0	9	1
5	RD_DIS_BLK1	EFUSE_BLK0	16	1
6	RD_DIS_BLK2	EFUSE_BLK0	17	1
			¢	
28	ABS_DONE_0	EFUSE_BLK0	196	1
29	DISABLE_JTAG	EFUSE_BLK0	198	1

Can we glitch both?

Double glitch: Setup (1)


- We set the following fuses:
 - ABS_DONE0 for enabling Secure Boot (SB)
 - SECURE_BOOT_KEY (BLK2) for setting the SB key
 - RD_DIS_BLK2 for enabling read protection of SB key
- We program an invalid bootloader that prints the fuses:
 - Not executed unless Secure Boot is bypassed
- Goal:
 - Bypass SB and print SB key
 - i.e. we need to change 2 fuse bits (RD_DIS_BLK2, ABS_DONE0) during the transfer

Double glitch: Setup (2)

- Glitch 1 aimed at RD_DIS_BLK2
 - Timing (glitch_delay) still randomized
 - We re-use approximate timing from previous experiment


- Glitch 2 aimed at ABS_DONE0
 - Timing (glitch_delay2) randomized
 - Counted from glitch 1 timing
 - We know the boundaries where Block 0 is affected

Successful glitches!



- Glitch 1: similar timing as previous experiment
- Glitch 2: timing is basically constant:
 - Counting from glitch 1 drastically reduces jitter

Something interesting...



raelize 2022-05-14 17:30:13 esp32_otp_transfer_2022_inv_image_double.py 1 0 None

- Successful glitches occur in groups:
 - Experiment ID is sequential
 - Reason unknown. Guesses: Room temperature effects? SoC status? \bullet

Success rate: Focused

- We fix timing and power:
 - We choose one successful experiment randomly
- Success rate: ~.05%:
 - Full Secure Boot Key obtained
 - No bruteforce needed
 - Secure Boot bypassed

We bypass SB and read SB key within 1 hour...

	ColorNumber	Colors	counts	percentage	
ĺ	3	Red	22	0,050555	
	4	Green	35659	81,9427	
	5	Yellow	7836	18,0068	

Bypassing Secure Boot and Flash Encryption?



We tried. No success...

...but we got an idea!

3. JTAG glitching.

Experiment Setup (1)

- We set the following fuses:
 - ABS_DONE0 for enabling Secure Boot
 - SECURE_BOOT_KEY (BLK2) for setting the Secure Boot key
 - RD_DIS_BLK2 for enabling read protection of Secure Boot key
 - FLASH_CRYPT_CNT for enabling Flash Encryption
 - FLASH_ENCRYPTION_KEY (BLK2) for setting the Flash Encryption key
 - RD_DIS_BLK1 for enabling read protection of Flash Encryption key
 - DISABLE_JTAG for disabling the JTAG interface
- We program a valid bootloader that prints the fuses

Experiment Setup (2)

- Goal:
 - Open JTAG interface
 - i.e. we need to change 1 fuse bit (DISABLE_JTAG) during the transfer
 - Use JTAG to extract plaintext firmware
 - ...and bypass Flash Encryption

- Once opened, JTAG can be also used to execute arbitrary code:
 - i.e. bypass Secure Boot

Results classification:

```
block0 = b Block 0: 00130180a3d2c1e00001c8c90000a0000000132f000000000000004\r\n
block0 glitched = b'Block 0: [a-z0-9]{56}'
if spider timeout:
    color = ResultColor.PINK
elif re.search(b'^ets Jun 8 2016 00:22:57\r\n\r\nrst:0x1 [[POWERON_RESET]], response) and re.search(block0, response):
    color = ResultColor.GREEN
elif re.search(b'^ets Jun 8 2016 00:22:57\r\n\r\nrst:0x6 \(SDIO RESET\)', response):
    color = ResultColor.MAGENTA
elif re.search(b'^ets Jun 8 2016 00:22:57\r\n\r\nrst:0x10 \(RTCWDT_RTC_RESET\)', response):
    color - ResultColor ORANGE
elif response.startswith(b'ets Jun 8 2016 00:22:57\r\n\r\nrst:0x1 (POWERON RESET)') and re.search(block0 glitched, response):
   if b'00000014' in response:
       color = ResultColor.RED
    else:
       color = ResultColor.CYAN
else:
   color = ResultColor.YELLOW
```

Check if JTAG_DISABLE is unset

Successful glitches!

pen	Database esp32_otp_transfer_2022_enc_itag_attack.py.solite Table raelize 2022-05-26 20:24:36 esp32_otp_transfer_2022_enc_itag_attack.py 1 0 None Filter	
Statistic	s Export Post Process SQL Log Help	
	X glitch_delay Y glitch_power Noise level 0.2 Alpha 1.0 onDie	•
	x=530681	y=9
Plot	$\Box \text{ toggle filter} \square \text{ AutoRefresh} \iff \Leftrightarrow \Rightarrow \Rightarrow \Rightarrow \square \square$	
	raelize 2022-05-26 20:24:36 esp32_otp_transfer_2022_enc_jtag_attack.py 1 0 None	
0 -		
) -		
0 -		
0 -		
, -		

Timing (Successful glitches)

😚 Fl Spotlight	1.0								- 🗆 X
Oper	n Database	esp32_otp_transfer_2022_enc_jtag_attack.	.py.sqlite	 Table raelize 2022-05-26 20:24:36 esp 	32_otp_transfer_2022_enc_jtag_attack.py 1 0 Nor	ne	✓ Filter color = 3		
Plot	Statistics Export	: Post Process SQL Lo	ig Help						
scatter		✓ X glitch_delay ✓ Y	glitch_power V Noise level 0.2			Alpha 1.0			onDie dieScale
	Plot	ggle filter 🗌 AutoRefresh 🖌	← → ⊕ ♀ ♀ ∠						
			,	aelize 2022-05-26 20:24:3	6 esp32 otp transfer 2022 e	nc itag attack.pv 10 No	one		
					6 esp32_otp_transfer_2022_e color = 3				
78	-						•		
	•								
76	-		•						
Ja 74	-								
glitch_power 4									
g			•						
72	-								
				•					
70	-	•				•			
			•		•		•		
	549600	549800	550000	550200	550 ['] 400 glitch_delay	550600	550800	551000	551200

Success rate: Focused

- We fix timing and power:
 - We choose one successful experiment randomly
- Success rate: ~.05%:
 - JTAG open → we read Flash in plaintext
 - Flash Encryption bypassed
 - Secure Boot bypassed


ColorNumber	Colors	counts	percentage	
3	Red	12	0,118977]
4	Green	5535	54,878	
5	Yellow	172	1,70533	
6	Orange	4	0,0396589	
7	Magenta	4360	43,2282	
8	Cyan	3	0,0297442	

We open JTAG within a few minutes...

Wanna see it?

Demo.

Flash Encryption bypassed




What can be done?

FIRM: Attack Analysis



Source: <u>https://raelize.com/posts/raelize-fi-reference-model/</u>

FIRM: Countermeasures



Source: <u>https://raelize.com/posts/raelize-fi-reference-model/</u>

Conclusions.

We have seen... (1)

- How OTP data transfers can be used to compromise SoC security
- Fl attacks against pure HW implementations
- Bypass of critical SoC security features
 - Before any SW is executed
 - Before any CPU is released from reset
- Strong timing correlations allow for powerful attacks

We have seen... (2)

- Fl (single glitch) attack to break ESP32 keys read protection:
 - No bruteforce required

• Double glitch attack to additionally bypass Secure Boot

- Fl (single glitch) attack to:
 - Enable JTAG
 - Bypass Flash Encryption
 - Bypass secure boot

Final considerations

- Fl attacks against OTP data are often overlooked
 - Immutability at rest does not imply integrity in transfer

- Design may not include adequate protection:
 - FI mostly used for targeting software

- Design-level mitigations are possible:
 - E.g. Breaking timing correlations, Bus level integrity checking



Thank you! Any questions!?

Niek Timmers niek@raelize.com @tieknimmers Cristofaro Mune <u>cristofaro@raelize.com</u> <u>@pulsoid</u>